Apparatus and method having improved memory controller request handler

ABSTRACT

A computer system includes one or more display devices, such as a cathode ray tube (CRT) or liquid crystal display (LCD) for providing a visible display to a user of the computer system. The computer system includes a video display controller (VDC) with a graphics generator. This VDC receives image information, such as text or graphics generated by a processor (CPU) or retrieved by the CPU from another facility (such as a CD-ROM) of the computer system, and provides signals driving one or both of the CRT or LCD displays. The VDC includes a sequencer and controller (SEQC) for a dynamic random access memory (DRAM) which is interfaced with the VDC. The SEQC arbitrates requests from various devices of the computer system for access to the DRAM, and facilitates these access according to a multi-tiered priority scheme. Accordingly, more efficient access to the DRAM is insured for the various devices of the computer system, and utilization of the DRAM, as well as the time of devices which are sometimes required to wait for access to the DRAM is improved.

CROSS REFERENCE TO RELATED APPLICATIONS

The present application is a continuation-in-part of U.S. patent application Ser. No. 09/036,479, which was filed on Mar. 6, 1998, now abandoned as a division of U.S. patent application Ser. No. 08/487,117, which was filed on Jun. 7, 1995, issued as U.S. Pat. No. 5,767,866 for a Computer System with Efficient DRAM Access, and is hereby incorporated in its entirety by reference.

BACKGROUND OF THE INVENTION

The subject matter of the present application is related to subject matter disclosed in U.S. patent application Ser. No. 08/486,796, which was filed on Jun. 7, 1995, and has now issued as U.S. Pat. No. 5,694,141 for a Computer System with Double Simultaneous Displays Showing Differing Display Images; in U.S. patent application Ser. No. 08/485,876, which was filed on Jun. 7, 1995, and has now issued as U.S. Pat. No. 5,673,416 for a Display FIFO Module including a Mechanism for Issuing and Removing Requests for DRAM Access; in U.S. patent application Ser. No. 08/487,120 which was filed on Jun. 7, 1995, and has now issued as U.S. Pat. No. 5,724,063 for a Computer System with Dual-Panel LCD Color Display; and in U.S. patent application Ser. No. 08/487,121, which was abandoned in favor of U.S. patent application Ser. No. 08/872,244, which was filed on Jun. 10, 1997, for a Computer System with Video Display Controller having Power Saving Modes now U.S. Pat. No. 5,886,689.

1.Field of the Invention

The present invention relates generally to a computer system with one or more display devices, such as a cathode ray tube (CRT) or liquid crystal display (LCD) for example. The display devices provide a user of the computer system with a visible display of computer data, such as text or graphics. More particularly, the present invention is in the field of a computer system having a graphics generator, and a video display controller (VDC) for such a computer system. Via a bus interface, the VDC receives image information, such as text or graphics generated by a processor (CPU) or retrieved by the CPU from another facility (such as a CD-ROM) of the computer system, and provides signals driving one or both of the CRT or LCD displays.

Still more particularly, the present invention is in the field of a VDC having a sequencer and controller (SEQC) for a dynamic random access memory (DRAM) of the VDC. Image information to be displayed on the CRT or LCD is stored in the DRAM in preparation to being transferred to a video memory of the first-in-first-out (FIFO) type. In addition to the FIFO and CPU, other devices of the computer system, such as a bit block transfer engine (bit-BLT) (i.e., a graphics generator) a request access to the DRAM. The SEQC arbitrates requests for access to the DRAM by the various devices of the computer system and prioritizes these requests for access to insure both that the display FIFO is not denied data for display and that most-efficient access to the DRAM is provided to the other devices of the computer system.

2.Related Technology

A conventional bus arbitrating circuit is known in accord with U.S. Pat. No. 4,453,214 (hereinafter, the '214 patent), issued Jun. 5, 1984 to Ralph L. Adcock. According to the '214 patent, a bus arbitrator and memory manager (BAMM) establishes a priority among competing operating units of a computer system. The BAMM sorts requests for access to the memory according to a priority, and allows the device with the highest priority access ahead of the other devices. It appears that once a device is allowed access to the memory, an interrupt of this access is not allowed when a request for access from another device with a higher priority is received by the BAMM of the '214 patent. When a device which has had memory access is finished with this access, it provides a “sign off” signal, thus allowing the BAMM to permit memory access to the device requesting access and having the highest priority.

With a BAMM of the type disclosed by the '214 patent, a display FIFO of a computer system could conceivably be denied access to the DRAM at a time when a display FIFO is nearly or completely out of information for display. Thus, continuity of operation of the display of the computer system could be interrupted. Understandably, this type of display interrupt would be concerning and confusing for a user of the computer system.

Another conventional graphics system with a graphics controller and DRAM controller is known in accord with U.S. Pat. No. 4,991,112 (hereinafter, the '112 patent), issued Feb. 5, 1991 to Jean-Michel Callemyn. According to the '112 patent, a DRAM controller receives refresh requests and requests for access to the DRAM in bursts, and arbitrates among the requests. During a display stage, after a preparatory read, the greatest priority is given to the display FIFO. A read of the DRAM in bursts may be interrupted when the FIFO is full. In this case, priority is given to a possible preparatory read. In the absence of a preparatory read request, a request by the CPU will be honored and access to the DRAM will be effected for the CPU. As soon as the FIFO makes a request for access, however, the CPU access will be interrupted, and the previously interrupted read in bursts for the FIFO with be resumed. During the line return stage, differing priorities are set for access to the DRAM. That is, refreshing the DRAM is given highest priority, followed by filling of the display FIFO. Third in priority is compliance with access requests from the graphics processor, and then accesses for the CPU. However, other than the interrupt described above, the '112 patent is not believed to allow interruption of an access to the DRAM once this access is allowed. Additionally, the interrupt allowed by the '112 patent is an inherent interrupt necessary to prevent data of the FIFO from being overwritten by new data because the FIFO is full.

Yet another conventional DRAM refresh controller with a bus arbitration scheme is known in accord with U.S. Pat. No. 5,345,577 (hereinafter, the '577 patent), issued Sep. 6, 1994, to Tzoyao Chan and Milton Cheung. According to the '577 patent, a cache controller is provided with both burst and hidden refresh modes. Refresh requests are counted but not acted upon by allowing memory access until a certain number of these requests are received. On the other hand, hidden refreshes are done with no hold signal being sent to the CPU while the refresh is done. Until the refresh is completed local memory access but not remote memory access is allowed. Consequently, the CPU is denied memory access during a hidden refresh, but will not expect immediate access to the memory anyway so that the hidden refresh does not interfere with CPU operation. Interruption of memory access once granted does not appear to be a feature of this patent.

Taking general considerations into account, in a graphics controller, such as a VDC generally described above, arbitrating DRAM interface (access) among the several devices of the system is the most critical portion of the controller. Access to the DRAM dictates how and when devices such as the bit-BLT engine, display FIFO, and the local bus (that is, the CPU) have access to the DRAM. Access requests by the CPU and bit-BLT engine are mutually exclusive, and will not occur simultaneously. Ordinarily, whenever access to the DRAM is discontinued for one device and allowed for another device, a new page of the DRAM must be accessed. That is, the DRAM may be visualized as a two-dimensional array of memory locations. This memory uses rows and columns of memory locations (or memory cells) with a row pointer and a column pointer. As long as memory access is made to a single row of the memory, with the column pointer simply moving along the row as data is written to or read from address locations of the row, then a single-page access to the memory is effected, and no page break is necessary. However, when another row (i.e., another page) of the memory must be accessed, a pre-charge sequence must be run in preparation to accessing the next row of memory locations. This pre-charge sequence takes time so that a multiple-page access to the memory is not nearly as efficient as a single-page access in terms of the amount of data written into or read from the memory during the time interval of such a memory access.

Thus, page-mode access to the DRAM is much more efficient in terms of time utilization than is random access to the DRAM because of the many page breaks required for random access. When page-mode is not maintained for the DRAM, then at least one preparatory pre-charge cycle must be conducted to allow access to another different page of the DRAM in addition to the time interval required to write the data to or read the data from the memory cells. When access is allowed to the DRAM for the bit-BLT, these accesses will ordinarily be multi-page accesses which consume considerable time, but a request for this access does not require that immediate access to the DRAM be granted. On the other hand, CPU (local bus) access to the DRAM is usually a single-page access, requires considerably less time than a bit-BLT access, and also does not require that a request result in immediate access. However, when the CPU is required to wait for DRAM access, the system throughput is decreased and the WINMARKS (industry standard performance bench marks) for the computer system also are decreased. Further, the display FIFO of a graphics controller also requests DRAM access, and may be envisioned as a storage tank of water (data) draining at a uniform rate from the bottom, and only occasionally being refilled from the top. The display FIFO stores image information to be sent to the display devices (i.e., to the CRT or LCD, for example). The rate of drainage of the data from the display FIFO depends on the mode of display operation. If the display is being operated in a gray-scale mode which requires four bits per pixel, then the display FIFO will not drain very fast. On the other hand, if the user is operating the display in a color mode, then each pixel of the display may require eight bits, or sixteen bits, or possibly more than sixteen bits of information; and the display FIFO will drain correspondingly faster.

The display FIFO refills much faster than it drains. But refilling may be intermittent and interrupted for the allowance of other activities requiring access to the DRAM. Further, it must be understood that while the FIFO is being refilled, complete double-words of data must be input from the DRAM. If there is insufficient room at the top of the display FIFO to accept all of the last complete double-word of data being input at a particular time, then some of the existing data will be overwritten and lost. Conventionally, a FIFOLO request (a low priority request for DRAM access) is issued by the display FIFO to the DRAM controller as soon as the display FIFO has room at the top for at least one double-word of new data without overwriting existing data waiting to be sent to the display device.

Consequently, one or more accesses to the DRAM may be granted to the display FIFO in response to the FIFOLO request. This request is not cleared until the FIFO is filled. If the display FIFO is not adequately refilled in response to the FIFOLO request, then as soon as the display FIFO starts to write its last double-word of data to the display a FIFOHI request for access to the DRAM will be issued. This FIFOHI request will be honored immediately. Again, the FIFOHI request will not be cleared until the FIFO is filled completely. Consequently, a conventional DRAM controller will clear both FIFOLO and FIFOHI simultaneously after a FIFOHI request has been issued. Again, these requests for DRAM access would conventionally not be cleared until the FIFO is completely filled with fresh data.

FIG. 1, line 1, depicts a timing diagram showing an idealized sequence of accesses to a DRAM of a VDC alternating between a display FIFO and a bit-BLT engine. Line 2 of this FIG. 1 also shows an idealized sequence of accesses to the DRAM by a display FIFO and the CPU. These idealized timing diagrams show that neither the bit-BLT or CPU is required to wait for DRAM access, that the DRAM has no idle time, and that the accesses granted are relatively long for the bit-BLT so that multi-page accesses can be accomplished. Conventional computer system graphics controllers do not achieve such idealized management of DRAM access.

Moreover, in an actual computer system graphics controller (i.e., a VDC), the sequencing of the requests for access to the DRAM and the accesses to the DRAM actually granted are not idealized. Accordingly, hypothetical FIG. 2 (designated as prior art) depicts a timing diagram as might be experienced in an actual conventional computer system graphics controller. Viewing FIG. 2, the first of the three time lines of this graph respectively shows requests for access to the DRAM from the CPU. The next two lines show access requests from the display FIFO: first on a low priority basis (FIFOLO)—indicating that the display FIFO is sufficiently depleted of display information that at least one double-word of new information can be written to this FIFO without overwriting existing data; and secondly, on a high priority basis (FIFOHI)—indicating that the display FIFO is using its last double-word of information and is at risk of running out of information to be provided to the user by means of the display device (i.e., the CRT or LCD, for example). These FIFOLO and FIFOHI requests are not cleared (i.e., removed or discontinued) until the display FIFO is granted DRAM access and the FIFO is completely filled with data. In this conventional graphics controller, access to the DRAM at the highest priority is allowed to a display FIFOHI request, even interrupting an access already granted to the CPU or to another device of the computer system.

Considering FIG. 2, during interval #1, the CPU is granted DRAM access and signs off. During interval #2, the DRAM is idle. The beginning of interval #3 indicates the start up of the display graphics process with the display FIFO empty, and the simultaneous issuance of a FIFOLO and FIFOHI request. The FIFOHI request is honored, but these requests (FIFOLO and FIFOHI) are not cleared until the display FIFO is completely filled with data. As a result, the beginning of interval #4 indicates a request from the CPU for DRAM access which will not be honored until the FIFOHI request is cleared. Interval #4 indicates waiting time for the CPU. The end of interval #4 indicates the simultaneous clearing of both FIFOLO and FIFOHI, and the beginning of interval #5 during which the CPU is finally granted DRAM access. Interval #9 indicates the issuance of a FIFOLO request from the display FIFO for DRAM access. Because insufficient data is provided to the display FIFO in response to the FIFOLO request (another device, such as the bit-BLT, for example, may be making DRAM access so that the FIFOLO request in not sufficiently honored), the display FIFO issues a FIFOHI request at the beginning of interval #10. This FIFOHI request is honored immediately during interval #10. However, another interval (interval #10) results during which the CPU is denied access to the DRAM. At the end of interval #10 the FIFOLO and FIFOHI requests are both cleared simultaneously, and the CPU is granted DRAM access.

Moreover, FIG. 2 shows that the conventional arbitration scheme results in the DRAM sometimes being idle (intervals 2, 6, and 8), and in either the CPU or display FIFO waiting for access to the DRAM (intervals 4, 9, and 10). Once a FIFOHI request is made, the CPU is be required to wait until the display FIFO is completely filled before access to the DRAM can be granted to the CPU, even though the display FIFO may have received enough data that there is no longer an immediate risk of its running out of data for the displays. This conventional graphics controller both fails to maintain page mode for the DRAM, and also decreases the throughput rate for the computer system.

Accordingly, a long-felt need has been recognized for a more efficient and effective way of arbitrating access to the DRAM of a graphics controller. To address that need, the above-identified Chee et al. application describes an arrangement in which DRAM access accorded a display FIFO in response to a high-priority request ordinarily lasts only until the FIFO's data level exceeds a relatively low threshold, not until it is completely filled. This reduces access delay for other devices that also need quick access.

SUMMARY OF THE INVENTION

The present invention reduces the frequency with which such systems that have multiple display devices will require page breaks. In accordance with the invention, the FIFOHI requests from different FIFOs are assigned different priorities. Different FIFOs' FIFOLO requests also get different priorities, too, but their order is different. Specifically, the priority order among FIFOHI requests is the reverse of the FIFOLO-request order. This means that the highest-priority pending FIFOLO request is ordinarily held by the last—and thus the lowest-high-priority—FIFO accorded access as a result of a plurality of previously co-pending FIFOHI requests. So no other FIFO's FIFOLO request causes that FIFO to lose access—and thus precipitate a page break—when it reaches its low threshold. Instead, that FIFO retains access—and thus typically avoids a page break—until it has been filled.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention description below refers to the accompanying drawings, of which:

FIG. 1 provides a graphical representation of idealized accesses to a dynamic random access memory by a bit block transfer (bit-BLT) engine and by a central processing unit (CPU);

FIG. 2 presents a hypothetical timing diagram which may be experienced in a prior art computer system having a conventional graphics controller;

FIG. 3 provides a pictorial presentation of a computer system, including a notebook-type computer having a LCD display to display a first image, and also a television being used as a display device for the computer system 10 to display a different, second image;

FIG. 4 is a schematic functional block diagram of the computer system seen in FIG. 1;

FIG. 5 provides a schematic functional block diagram of the video display controller (VDC) of the computer system seen in the preceding figures;

FIG. 6 is a graphical representation of a first-in-first-out display memory of the computer system seen in preceding figures;

FIG. 7 is a schematic functional block diagram of a sequencer and controller (SEQC) of the present computer system;

FIG. 8 provides a tabulation of a two-tiered prioritized arbitration scheme implemented for allowing access to a DRAM of the present computer system;

FIG. 9 provides two simultaneously running flow charts implemented by the SEQC of the present invention in arbitrating access to the DRAM;

FIG. 10 provides a tabulation of a three-tiered prioritized arbitration scheme implemented for allowing access to a DRAM of an alternative embodiment of the present computer system;

FIGS. 11 and 12 provide timing diagrams illustrating the result of the arbitration for access to the DRAM performed by the SEQC of the present computer system;

FIG. 13 provides a tabulation of a three-tiered prioritized arbitration scheme implemented for allowing access to a DRAM of an alternative embodiment of the present computer system;

FIG. 14 is a timing diagram that illustrates arbitration in accordance with the priority order of FIG. 13; and

FIG. 15 is a timing diagram that illustrates arbitration in accordance with a different priority order.

DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENT

FIG. 3 depicts a computer system 10 that includes a notebook computer 12 and an additional display device 14 interfaced with the notebook computer via a cable 16. The additional display device 14 is illustrated as a conventional television. Those ordinarily skilled in the pertinent arts will recognize that the television accepts signals in NTSC format and displays an interlaced image. Alternatively, the computer system 10 may be interfaced with a conventional CRT monitor using RGB signals and providing a non-interlaced image. The notebook computer includes various input devices, such as a keyboard 18, a floppy disk drive 20, and a track ball 22. Those ordinarily skilled in the pertinent arts will recognize that the track ball is essentially a stationary mouse input device. The computer system 10 may include additional input devices, such as a hard disk drive, a CD-ROM, and a serial input-output (I/O) port. Several of these devices also function as output devices for the computer system 10 in addition to a liquid crystal display 24. As described hereinbelow, the display 24 is presented as being of dual panel type. As depicted, the notebook computer is being used to perform a multi-task operation. For example, the notebook computer 12 may be used to conduct a financial analysis, the data for which is displayed on LCD 24, and a graphical depiction of which is displayed on CRT 14.

FIG. 4 provides a schematic block diagram of the computer system 10, with the input devices all subsumed within one representative block 26. The input devices are interfaced with a microprocessor 28, which also has an interface with a memory facility 30. The memory facility 30 will include the floppy disk drive 20, and may include a hard disk drive, CD-ROM, and other devices. A data bus 32 interfaces with the microprocessor 28 and provides an interface with the output devices, including the LCD and CRT image display devices 14 and 24. The other output devices for the computer system 10 are subsumed in a representative block 34. In order to facilitate the interface with the image display devices 14 and 24, the computer system 10 includes a video display controller (VDC) 36 interfacing with the bus 32, and providing driving signals for the LCD 24 and CRT 14. The VDC has an interface with dynamic random access memory (DRAM), represented on FIG. 4 with the schematic blocks 38. Also, the VDC has an interface with a power management facility 40 of the computer system 10. A dedicated clock 42 provides a reference clock rate to the VDC 36.

Turning now to FIG. 5, it is seen that the VDC 36 includes an internal clock 44 referenced to the clock signal from the dedicated clock 42, and providing clock signals to a video section 46 of the VDC. The clock signals provided by internal clock 44 may include a pixel clock (Pclk) and a memory clock (Mclk), the use of which will be further explained below. In order to interface the video section 46 with the bus 32, and hence with the microprocessor 28, the video section 46 includes a programmable host interface 48. The host interface 48 is programmable to configure the VDC 36 for interface with a number of conventional bus configurations. For example, host interface 48 may be configured for interface with a conventional Intel 486DX local bus, with a VL-Bus, and with a PCI interface bus. The host interface 48 interfaces the bus 32 with a VGA core portion 50 of the VDC 36. This VGA core portion 50 includes a sequencer, to be further described below, a cathode ray tube controller (CRTC), a graphics controller, an attribute controller, and conventional VGA circuitry.

In order to allow the VGA core 50 to generate and control the text, graphics and other visual characters to be displayed on the CRT and LCD (such as a cursor and icons, for example), the VGA core is interfaced with a hardware cursor generator 52, a bit-BLT engine 54, and a display FIFO 56. An additional two display FIFOs 56′, and 56″ are also interfaced with the VGA core 50. An alternative embodiment of the VDC 36 supporting only a single display device (either LCD or CRT) will include only a single display FIFO, and is further explained below. Another alternative embodiment supporting two display devices (one LCD and one CRT) will include two display FIFOs 56 and 56′. Of course, this embodiment will also support a single display device of LCD or CRT type. As will be explained, the embodiment including display FIFO 56 and the additional two display FIFO's 56′ and 56″, is employed to support the dual display operation of the computer system 10, as was explained with reference to FIG. 3, using a standard television as the second display device.

When a display device providing an interlaced image is used to display non-interlaced imagery, the image ordinarily includes a lot of flicker. However, the computer system 10 (VDC 36) includes the two additional display FIFOs 56′ and 56″ which are employed to store alternate lines of the non-interlaced imagery, and to sequentially supply these alternate lines of imagery to the television 24 for display as an interlaced image without flicker. Accordingly, hereinafter when the display FIFO 56 is referred to, this reference includes also display FIFOs 56′ and 56″. As will be further explained below, the alternative embodiment of the invention having only a single display FIFO may implement a simplified decisional scheme when deciding on allowing access to the DRAM 38.

The hardware cursor generator 52 selectively provides a cursor of increased size (i.e., twice as large as normal, for example), which is easier to visually follow as it moves across a display screen, in response to detection of a certain preselected speed of movement of the cursor provided by a software program running on microprocessor 28. Thus, when a user of the computer system 10 uses the mouse or keyboard keys to move the cursor of a program, if the speed of movement reaches the preselected threshold, then the cursor becomes doubled or larger. The bit-BLT engine, as was explained earlier, provides for block transfers of bits generated to provide graphics and other such visual characters on the CRT and LCD screens 14 and 24.

More specifically, the bit-BLT engine performs read, write, and block transfers of bits representing these characters, solid fills, destination inversions, and pattern fills. The bit-BLT performs all data alignment and masking at the boundaries of block transferred characters, as well as text expansions to accelerate the writing of monochrome images. As was explained above, the display FIFO temporarily stores bits of information, in integer multiples of double-word size units or levels, awaiting the writing of these bits to pixels of the displays 14 and 24. Preferably, the display FIFO 56 is an eight-stage FIFO, storing eight 32-bit double-words of display information for sending to the CRT and LCD 14 and 24.

Each of the hardware cursor generator 52, bit-BLT 54, and display FIFO 56 are also interfaced with a DRAM controller 58. This DRAM controller 58, as will be further explained, implements the functions of the DRAM controller/sequencer described in general terms above to arbitrate and implement requests for access to the DRAM by various functional units of the computer system 10, including other portions of the VDC 36. As is seen in FIG. 5, the DRAM-controller 58 has an interface with the DRAM 38. For purposes of simplicity of illustration, the DRAM 38 is shown in FIG. 5 as a single functional block. However, those ordinarily skilled in the pertinent arts will recognize that this DRAM may comprise one or several DRAM chips. The display FIFO 56 has an interface (via the VGA controller 50 and DRAM controller 58) with both a palette controller 60, and with a liquid crystal display (LCD) interface controller 62. The palette controller implements the standard 256-by-18 VGA palette, while the LCD interface controller performs frame modulation and dithering for 64 shades of gray in monochrome mode operation; and 4K colors, with dithering for a full 256K colors in color mode operation.

The VDC 36 includes a power down controller 64. This power down controller has an interconnection with a power down register 65, which itself has a generalized interconnection within the VDC 36. This generalized interconnection of the power down register 65 is indicated on FIG. 5 with the plurality of arrows leaving the register 65. These interconnections of the power down register 65 permeate the VDC 36 and allow it to be configured for various modes of operation and for various corresponding power down modes. Also, the power down controller 64 has an interface with the LCD 24 in order to facilitate such power saving functions as turning off the LCD back light and LCD display under control of parameters set by the user of the computer system 10.

FIG. 6 is a simplified graphical presentation of the display FIFO 56. Preferably, this display FIFO 56 has a capacity of eight 32-bit double-words, or levels. These levels are indicated by the numerals 1-8 along the left side of FIG. 6. Other memory capacities may be employed for a display FIFO without departing form the spirit and scope of the present invention. From the bottom of this display FIFO, while the display 14 or 24 is active, data is continuously drained to the display units at a rate which is mode dependent, as was explained above.

At the top, the display FIFO is intermittently refilled at a rate dependent upon the speed of the DRAM 38 and of the memory clock of the VDC (as well as other parameters of the computer system 10). This refilling of the display FIFO is discontinuous, and occurs according to availability of the DRAM 38, as is further explained below. Along the right side of the graphical representation of FIG. 6, are placed two movable pointers. One of these pointers (pointer 66) indicates that when the data level in the FIFO falls below this pointer, then a FIFOLO request is issued for additional data from the DRAM. The other pointer 68 indicates the issuance of a FIFOHI request for additional data from the DRAM 38. In each case the issuance of a FIFOLO or FIFOHI request indicates that the FIFO 56 can accept at least one additional double-word level of data.

The position of the pointer 68 along the FIFO 56 is dependent upon the mode of operation of the displays 14 and 24 (indicative of the rate of drainage of the FIFO 56), and the rate of possible filling of this FIFO (determined by the interval of the pixel and memory clocks of the VDC, the speed of the DRAM 38, and other interconnect intervals and data transfer intervals of the VDC) such that a FIFOHI request can be issued at a time as early as level 7 or as late as zero level of data in the FIFO 56 in order to insure that the FIFO does not run out of data. As pointed out above, when FIFOHI is issued, other accesses to the DRAM 38 are interrupted. Accordingly, if the display FIFO is draining slowly and the computer system can refill the FIFO quickly, the pointer 68 can be set at zero and the display will still not run out of data.

The pointer 66 is dependent for its position on the mode of display operation and on similar parameters of the computer system 10. This pointer will be so set as both to facilitate early filling of the FIFO 56 with a minimal number of FIFOHI requests being issued, and to allow other devices of the computer system with best access to the DRAM 38. Understandably, the set point for the FIFOLO request (pointer 66) is not as critical as that for the FIFOHI request, and as will be seen, the level for this FIFOLO request pointer fits into a lower-tier prioritization scheme implemented by the DRAM controller 58. But the FIFOLO request level is so chosen as to minimize FIFOHI request frequency.

As will be seen, an address state machine continuously counts new levels (double-words) of data which have entered the FIFO 56, and on the filling into the FIFO of every selected number of levels of data, a decision is made whether to remove the FIFOLO or FIFOHI requests. At no other time is a request for data from the FIFO 56 cleared. The display FIFO need not be filled completely in order to clear a FIFOLO or FIFOHI request.

FIG. 7 is a functional block diagram of the interconnections of the DRAM controller 58 and DRAM with the various devices of the computer system 10. The numeral 70 within a block indicates a possible request for a DRAM refresh cycle, which request is issued on a regular repeating time interval by a clock in the VDC 38 (indicated on FIG. 5 as “DRclk”). Thus, the receipt of this request is a certainty. The time-sequencing of this request with the other requests is uncertain. Similarly, the numeral 72 within a block indicates a possible request for access to the DRAM by a half-frame buffer of the LCD controller 62 (indicated on FIG. 5 with the numeral 62′). This half-frame buffer receives and temporarily stores in the DRAM 38 pixel values which are written to the panels of the LCD 24. When the pixel values need to be refreshed, one of the panels receives fresh information from its associated display FIFO via the LCD controller 62. The other panel receives a repeat of previous pixel values which had been previously stored temporarily in the DRAM by the half-frame buffer 62′.

The panels of the LCD 24 alternate in receiving fresh image data from the display FIFO and from the half-frame buffer 62′, with the half-frame buffer temporarily storing the fresh pixel values in the DRAM 38 for use in refreshing the particular panel of the display 24 while the other of the two panels is receiving fresh image data. This half-frame buffer has a limited amount of internal memory. Accordingly, during a memory access to the DRAM 38, the half-frame buffer 62′ will receive enough pixel values to provide refreshing of several pixels on the display 24. The half-frame buffer issues requests for access to the DRAM on a FRAMELO (low priority), or FRAMEHI (high priority) basis dependent upon the amount of data remaining in the limited memory capacity of the half-frame buffer for use in refreshing pixels of the LCD 24.

The numeral 74 within block 28 indicates a possible request made by the CPU 28 for access to the DRAM 38. The numeral 76 within block 54 indicates a possible request for access to the DRAM 38 issued by the bit-BLT engine 54, while the numeral 78 within block 56 indicates possible requests (FIFOLO or FIFOHI) issued by the display FIFO 56 seeking fresh data to be temporarily held for sending the display devices 14 or 24. As will be further explained, the FIFO requests may include a FIFOLO or FIFOHI request from and identified with each of the FIFOs 56,56′, and 56″. Requests once made are continued (remain as pending) until satisfied, or until otherwise cleared in the case of the FIFOLO and FIFOHI requests.

Numeral 80 within a block in FIG. 7 indicates a possible request received from the mouse image generator circuits (introduced and explained above) for access to the DRAM 38 to draw a mouse image. The numeral 82 within a block represents an address generator servicing the display FIFO 56 (or FIFOs 56, 56′, and 56″) by generating addresses for use in reading data from the DRAM 38 to the display FIFO in response to a request for such data. Those ordinarily skilled in the pertinent arts will recognize that the embodiment having multiple display FIFOs 56, 56′, etc., will also have a separate address generator 82 for each of them. A DRAM address multiplexer 84 provides the generated addresses to the DRAM 38. This address multiplexer also includes a facility for recognizing when generated addresses require a page break in the DRAM 38, and provides a page break signal (indicated with numbered arrow 88) to the SEQC 86 which is used in initiating the pre-charge sequence necessary in the DRAM 38 in order to allow a different page of this memory to be accessed. This page break signal is indicated when new data has a different row address from the last previous data input into the DRAM 38. In the event that the new data has the same row address, a page break signal is not issued, and page mode operation of the DRAM is maintained with no lost time for a pre-charge sequence even when the last previous data and the new data are from different devices of the computer 10. That is, a change of device accessing the DRAM 38 does not necessarily cause a page break in the DRAM 38.

Within SEQC 86 is a priority logic unit 90 implementing a logical selection process among the pending requests for access to the DRAM 38, as is illustrated in FIGS. 8 and 10. FIG. 8 represents the simpler alternative of a DRAM controller having only a single display FIFO 56, and will be considered first. Pending requests for access to the DRAM 38 are first of all assigned to one of two tiers (an upper tier and a lower tier), as will be further explained. Within the upper tier, pending requests are ranked in order of priority (numbered 1u through 5u). Similarly, within the lower tier, pending requests are ranked in order of priority (indicated as 1l through 3l). Within this logical structure of ranked pending requests for access to the DRAM 38, each upper-tier request may interrupt any existing access to the DRAM 38 granted in response to another upper-tier request with a lower rank, and may also interrupt an access granted in response to all lower-tier requests. Thus, if an access to the DRAM for the display FIFO is underway in response to a FIFOLO request (ranked 1l), and a request to refresh the DRAM is received by the SEQC (ranked 4u), then the display FIFO access is interrupted. The DRAM is then refreshed.

However, if during this refreshing of the DRAM, a CPU request for access to the DRAM is received (ranked 5u), the CPU will have to wait for access to the DRAM because the SEQC will not allow an interrupt for a lower ranked request even in the upper tier. On the other hand, if a FIFOHI request (ranked 2u) is received during a refresh of the DRAM 38, then this request will be honored by an interruption of the DRAM refresh and granting of access to the DRAM by the display FIFO for receiving new data for display. Within the lower tier of requests, no interrupts of existing accesses to the DRAM 38 are allowed. These lower-tier requests are simply allowed access to the DRAM in order of priority and may be interrupted by any upper-tier request. That is, an access to the DRAM 38 granted in response to a bit-BLT request (ranked 3l) will not be interrupted by any other lower-tier request, but may be interrupted by any upper-tier request.

Further to the above, FIG. 9 graphically depicts an additional function performed by the DRAM controller 58 by use of a level counter 92 (seen in FIG. 8), recalling that display FIFO 56 and DRAM controller 58 are both within the VDC 36 and are interfaced with one another. The level counter 92 continuously monitors addresses generated for accessing data within DRAM 38, and which are used in writing this data to the display FIFO 56. Every Nth level of data (N representing a selected integer multiple of levels of data provided to the display FIFO 56), the level counter 92 resets a flag or register in the SEQC 86. As FIG. 9 illustrates, the DRAM controller 58 simultaneously and independently tests the result of two separate questions. One question is whether the level of data in display FIFO 56 is below the FIFOLO pointer. If the answer is no, the question is continued. If the answer is yes, then the FIFOLO request is issued. Every Nth level of data written to the display FIFO 56 (as indicated by the reset flag or register explained above), the question is asked again, and if the answer is no, the FIFOLO request is cleared. Thus, FIFOLO may be cleared without the display FIFO being completely filled with data.

Similarly the other question is whether the level of data in display FIFO 56 is below the FIFOHI pointer. If the answer is no, the question is continued. If the answer to this question is yes, then the FIFOHI request is issued. As pointed out above, FIFOHI (ranked 2u, recalling FIG. 8) will effect an interrupt of all other requests for access to the DRAM 38, except for the mouse request (ranked 1u). Thus, the issuance of FIFOHI will in a very short time result in data being accessed in DRAM 38 and written into the display FIFO 56. Every Nth level of data written to the display FIFO 56 (as indicated by the reset flag or register explained above), the question is asked again, and if the answer is no, the FIFOHI request is cleared. Thus, FIFOHI may also be cleared without the display FIFO being completely filled or even filled to the level of the FIFOLO pointer. The display FIFO 56 need only be filled to a level above the FIFOHI pointer at the completion of writing N levels of data into the display FIFO.

Preferably, the value of N is selected to be four (4). This value for N is convenient with a display FIFO having eight levels as described, and with these levels each being 32 bits. In some VGA modes of operation, each pixel takes 4 bits, and the frame buffer refreshes the LCD display every 32 pixels, so there is a beneficial correlation in these modes of operation between the sequencing of frame refreshes and the writing of N levels of data to the display FIFO. Of course, the display FIFO need not be eight levels deep, and N need not be selected to be four. N will be selected in view of the interplay between the size of the display FIFO and the speed at which data can be accessed (DRAM speed) and written to this display FIFO, as well as the rate at which the display FIFO is depleted of data, and the requirements for other devices of a particular system to access the DRAM.

FIG. 10 graphically presents the priority logic scheme implemented by the priority logic unit 90 in the more complex alternative of a DRAM controller having two or more display FIFOs 56, 56′, 56″, etc. That drawing shows that the pending requests for access to the DRAM 38 are first of all assigned to one of three tiers (an upper tier, a middle tier, and a lower tier), as will be further explained. Within the upper tier, pending requests are ranked in order of priority (numbered 1u through 3u). It will be noted that this tier has several co-equal requests at one ranking level, as will be explained further. Within the middle tier, requests are ranked from 1m to 2m. Similarly, within the lower tier, pending requests are ranked in order of priority from 1l through 3l. Within this logical structure of ranked pending requests for access to the DRAM 38, each upper-tier request is placed in a queue of requests in that tier.

These requests for access to the DRAM 38 are honored in order of their position in the queue. It will be noted that these upper-tier requests 1u-3u include a rank (2u) containing several co-equal requests. That is, the upper-tier rank 2u includes plural FIFOHI_(n) requests, in which the subscript n indicates the one of several FIFOs 56 _(l-n) making the request. FIG. 5 depicts the FIFOs 56, 56′, and 56″ as carrying respective numerical identifiers 1-3, which FIG. 10 uses to indicate the source of a FIFO access request. The upper tier requests may not interrupt any existing access to the DRAM 38 granted in response to another upper-tier request. On the other hand, an upper tier request may interrupt any existing access to the DRAM granted in response to any middle-tier or lower-tier request. A middle-tier request may not interrupt any upper-tier access, and may only interrupt any DRAM access granted in response to a middle-tier request with a lower rank, or any access granted in response to a lower-tier request. The lower-tier requests are not able to interrupt any other access to the DRAM, and are placed in a respective queue for service. It will be noted that these lower-tier requests also include a rank (1l) containing several co-equal requests. That is, the lower-tier rank 1l includes plural FIFOLO_(n) requests, in which the subscript n similarly indicates the one of several FIFOs 56 _(l-n), making the request.

FIGS. 11 and 12 present timing diagrams illustrating (by way of example only) a result of the two-tiered arbitration for access to the DRAM performed by the SEQC of the present computer system. A similar result can be expected with a three tiered arbitration scheme as presented in FIG. 10. Viewing first FIG. 11, it is seen that in interval #1, the bit-BLT has made a request for access to the DRAM, and that this request is granted. At the beginning of interval #2, the display FIFO has made a request for access to the DRAM. The fact that both FIFOLO and FIFOHI are issued simultaneously indicates that the display FIFO is empty of display data. In interval #2, the display FIFO supersedes the bit-BLT request (recalling the priority scheme of FIG. 8), and receives sufficient display data to result in the FIFOHI request being canceled (recalling the test conducted by the flow chart of FIG. 9). In interval #3, the display FIFO is still serviced by the DRAM because a FIFOLO request (still pending) has a higher priority than the pending bit-BLT request.

In interval #4, the FIFOLO request is canceled (not an indication of a full FIFO, but of a FIFO level above the FIFOLO pointer), and the bit-BLT request is honored. At the beginning of interval #5, the FIFOLO request is issued, but the bit-BLT engine retains access to the DRAM because lower-tier requests cannot interrupt one another (recalling FIG. 8). At interval #6, FIFOHI is issued, and interrupts the access of the bit-BLT. Interval #7 indicates that FIFOHI has been canceled, but that the display FIFO retains access to the DRAM, again because the pending bit-BLT request is also a lower-tier request and cannot interrupt the still-pending FIFOLO request. Interval #8 indicates that when FIFOLO is canceled, then the pending bit-BLT request is honored.

FIG. 12 presents a similar arbitration episode, this time with the SEQC arbitrating between the CPU and the display FIFO. Interval #1 indicates a CPU request for access to the DRAM. This request is granted and the CPU signs off. In interval #2, the DRAM is idle, but interval #3 indicates that the display FIFO has made a request for access to the DRAM. Again, the fact that both FIFOLO and FIFOHI are issued simultaneously indicates that the display FIFO is empty of display data. In interval #3, the display FIFO supersedes the CPU request (recalling the priority scheme of FIG. 8), and receives sufficient display data to result in the FIFOHI request being canceled (again recalling the test conducted by the flow chart of FIG. 9).

In interval #4, the CPU is allowed access to the DRAM because an upper-tier request can interrupt an access granted for any lower-tier request (FIFOLO being a lower-tier request). In interval #5, the CPU has signed off the DRAM, and the FIFOLO request is honored. Interval #6 indicates that the CPU has made a request for access to the DRAM, which interrupts the display FIFO access because only FIFOLO is pending. When the CPU signs off the DRAM (interval #7) the DRAM access is returned to the display FIFO. At the beginning of interval #8, the FIFOHI request is issued and is honored, however this interval #8 includes the issuance of a CPU request for access to the DRAM which is not honored because the CPU cannot interrupt a higher-ranked upper-tier request. Interval #9 indicates the clearing of FIFOHI, and the granting of access to the CPU, because the CPU can interrupt the display FIFO request based on the pending FIFOLO request.

Although the above discussion of FIG. 10's priority scheme refers to the n display FIFOs' priorities as “coequal,” an additional performance increment can be realized if the priority logic does implement a certain type of priority order among the displays. To illustrate this, FIG. 13 depicts a priority-order example in which the number n of displays is taken to be three. The beneficial feature is that the display FIFOs' request-priority order within the low tier is the reverse of their priority order in the high tier.

To appreciate this feature's advantage, consider the timing diagram of FIG. 14. For the sake of illustration, we assume a DRAM-access request from the mouse or some other device whose priority is higher than the displays'. The high level in FIG. 14's first row represents this request's initial presentation. The low-to-high transitions in other six rows indicate that all three displays present initially low-priority, and subsequently high-priority, DRAM-access requests while the mouse's request is still being serviced. Under such circumstances, the sequencer and controller accords none of the displays access until the mouse DRAM-access completion represented by the first row's high-to-low transition.

When the mouse's access ends, a first of the displays, DISP₁, obtains access, as the legend at the bottom of the drawing indicates, because its high-tier priority is greatest. When it has as a result received enough data to release its high-tier request, display DISP₂ takes over because its high-tier priority is next and its high-priority request is still pending. This ordinarily involves a page break—two displays only infrequently read from the same DRAM page—so there is a pre-charge delay. The remaining display, DISP₃, similarly obtains access when DISP₂ drops its high-tier request, and another pre-charge delay results.

Now, it often occurs at this point that there is no pending request having a priority higher than the displays' low-tier priorities, and this is where the present invention's advantage manifests itself. Although all of the displays have dropped their high-tier requests, they all still have room for more data, so all of their low-tier requests are still pending. If the order of their low-tier priorities were the same as that of their high-tier priorities-or if the low—tier requests were simply serviced in the order of their presentation—then the granted access would ordinarily result as before in a pre-charge delay. But since the priority order in the low tier is the reverse of that in the high tier, DISP₃ retains DRAM access when it releases its high-tier request, and the system thus avoids the pre-charge delay that it would otherwise suffer.

The FIG. 14 example illustrates a static priority order: DISP₁ always has the highest high-tier and the lowest low-tier priorities. But the present invention can also be practiced in embodiments that assign priorities dynamically. FIG. 15 illustrates one such embodiment's results. That drawing depicts the request presentations in the same order as in FIG. 14. But in FIG. 15 the priority order is DISP₂-DISP₃-DISP₁. This could occur because, say, the logic circuitry changes the order randomly on each arbitration among the displays. Alternatively, priorities may be assigned in the order of the high- or low-tier-request presentation. Regardless of how the priority order is assigned in one tier, though, it is reversed in the lower tier: the lower-tier priority is DISP₁-DISP₃-DISP₂. So DISP₁ retains DRAM access when it drops the last high-tier access request, and it thereby avoids the pre-charge delay as before.

Although FIGS. 13 and 14 depict the situation in which requests from all three FIFOs are pending, a little reflection reveals that this priority arrangement can also afford its advantages when less than all FIFOs have pending requests.

Of course it will be obvious to those of ordinary skill in the relevant art, after study of the description set forth above in conjunction with the drawings, that principles, features and methods of operation of the described computer system with display and methods may be readily applied to other systems and devices, including but not limited to intelligent devices incorporating a display, embedded micro-controllers incorporating a user display, and intelligent input/output processing mechanisms including a display.

While the present invention has been depicted, described, and is defined by reference to particularly preferred embodiments of the invention, such reference does not imply a limitation on the invention, and no such limitation is to be inferred. The invention is capable of considerable modification, alteration, and equivalents in form and function, as will occur to those ordinarily skilled in the pertinent arts. The depicted and described preferred embodiments of the invention are exemplary only, and are not exhaustive of the scope of the invention. Consequently, the invention is intended to be limited only by the spirit and scope of the appended claims, giving full cognizance to equivalents in all respects. 

What is claimed is:
 1. A system comprising: A) an input device for receiving inputs from a user of the system; B) a central processing unit (CPU) interfacing with the input device and responding to the inputs by performing a processing function producing an output including display data; C) a memory device interfacing with the CPU to provide memory storage of commands and data used by the CPU; D) a plurality of output devices, each of which receives the output from the CPU and provides a sensible output response and includes a display device providing a visible image to the user in response to the display data; E) a dynamic random access memory (DRAM); and F) a video display controller (VDC) interfacing the DRAM to the CPU to forward display data thereto for temporary storage, the VDC including: i) a plurality of display first-in-first-out (FIFO) memories, each display FIFO: a) being associated with a different one of the display devices; b) interfacing with the DRAM for receiving and temporarily holding display data to be imminently presented on the display device; c) being of certain capacity and continuously providing the data to its associated display device while receiving data from the DRAM only intermittently; and d) issuing a low-priority (FIFOLO) or high-priority (FIFOHI) request for access to the DRAM dependent respectively on whether a data level in the display FIFO is below a FIFOLO pointer or is below a FIFOHI pointer; and ii) a sequencer and controller unit (SEQC) arbitrating access to the DRAM among the display FIFOs according to a multi-tiered priority in which the FIFOs' low-priority requests are ranked within a lower tier and the FIFOs' high-priority requests are ranked within a tier above the lower tier in an order opposite the order in which those FIFOs' low-priority requests are ranked in the lower tier, lower-tier requests not being enabled to interrupt any existing DRAM access, and requests in a tier above the lower tier being enabled to interrupt an existing DRAM access granted by the SEQC in response to a lower-tier request.
 2. A system as defined in claim 1 wherein: A) the VDC includes a graphics generator (GG) interfacing with the CPU and with the output device to provide additional display data providing portions of the visible image; B) the VDC receives the additional display data for temporary storage; C) the DRAM also interfaces with GG to provide temporary storage of commands and data used to provide the additional data and the display data that the DRAM temporarily holds includes the additional display data; and D) each of the CPU and the GG also issues respective requests for access to the DRAM, the latter request being identified as a bit-BLT request; and E) the SEQC arbitrates access to the DRAM among the CPU, the GG, and the display FIFOs.
 3. A system as defined in claim 1 wherein: A) the SEQC arbitrates access to the DRAM according to a three-tiered priority B) an upper-tier request can interrupt any existing access to the DRAM granted in response to any middle-tier or lower-tier request but not an existing access to the DRAM granted in response to an upper-tier request; C) a middle-tier request cannot interrupt any upper-tier access and can interrupt only DRAM accesses granted in response to a middle-tier request with a lower rank and those granted in response to a lower-tier request; and D) a lower-tier request cannot interrupt any other access to the DRAM and is placed in a respective queue for access to the DRAM.
 4. A system as defined in claim 1 further including one or more of a mouse image generator, a DRAM refresh clock, and a frame refresh half-frame buffer for the display device; each of the mouse image generator, DRAM refresh clock, and frame refresh half-frame buffer issuing respective individual requests (the first two of which are identified as MOUSE, and REFRESH DRAM) for access to the DRAM, the frame refresh half-frame buffer issuing both a FRAMEHI refresh request and a FRAMELO refresh request respectively having a high priority and a low priority.
 5. A system as defined in claim 4 wherein the multi-tiered priority includes FIFOLO, FRAMELO, and bit-BLT requests in the lower tier in rank of priority within the lower tier.
 6. A system as defined in claim 4 wherein the multi-tiered priority includes MOUSE, FIFOHI, FRAMEHI, REFRESH DRAM, and CPU requests in the tier above the lower tier in rank of priority within the tier above the lower tier.
 7. A system as defined in claim 1 wherein the SEQC includes: A) a priority logic unit arbitrating access to the DRAM among the display FIFOs according to the multi-tiered priority; B) means for variably positioning both a FIFOLO and FIFOHI pointer on the display FIFOs according to a variable mode of operation of the display devices and a rate of possible writing of data to the display FIFOs from the DRAM; C) means for counting every Nth level of data written to each said display FIFO from the DRAM and responsively providing an Nth-count signal associated with that display FIFO, where N represents a selected integer multiple of levels of data; and D) interrogation means for the display FIFOs, the interrogation means interrogating the display FIFOs and upon one said Nth-count signal clearing any pending FIFOLO and FIFOHI request associated therewith if the data level in that display FIFO is above the respective pointer.
 8. A system as defined in claim 7 wherein the VDC includes an address generator generating addresses used in writing data from the DRAM to the display FIFOs, and the means for counting every Nth level of data written to the display FIFOs from the DRAM including a level counter monitoring the generated addresses and providing the Nth-count signals upon N levels of addresses being generated for use in writing data to the display FIFOs.
 9. For operating a system comprising an input device for receiving inputs from a user of the system; a central processing unit (CPU) interfacing with the input device and responding to the inputs by performing a processing function producing an output including display data; a memory device interfacing with the CPU to provide memory storage of commands and data used by the CPU; a plurality of output devices, each of which receives the output from the CPU and provides a sensible output response and includes a display device providing a visible image to the user in response to the display data; a dynamic random access memory (DRAM); and a video display controller (VDC) interfacing the DRAM to the CPU to forward display data thereto for temporary storage, a method comprising the steps of: A) including in the VDC a plurality of display first-in-first-out (FIFO) memories, each display FIFO: i) being associated with a different one of the display devices; ii) interfacing with the DRAM for receiving and temporarily holding display data to be imminently presented on the display device; iii) being of certain capacity and continuously providing the data to its associated display device while receiving data from the DRAM only intermittently; and iv) issuing a low-priority (FIFOLO) or high-priority (FIFOHI) request for access to the DRAM dependent respectively on whether a data level in the display FIFO is below a FIFOLO pointer or is below a FIFOHI pointer; and B) including in the VDC a sequencer and controller unit (SEQC); and C) using the SEQC to arbitrate access to the DRAM among the display FIFOs according to a multi-tiered priority in which the FIFOs' low-priority requests are ranked within a lower tier and the FIFOs' high-priority requests are ranked within a tier above the lower tier in an order opposite the order in which those FIFOs' low-priority requests are ranked in the lower tier, lower-tier requests not being enabled to interrupt any existing DRAM access, and requests in a tier above the lower tier being enabled to interrupt an existing DRAM access granted by the SEQC in response to a lower-tier request.
 10. A method as defined in claim 9 wherein: A) the VDC includes a graphics generator (GG) interfacing with the CPU and with the output device to provide additional display data providing portions of the visible image; B) the VDC receives the additional display data for temporary storage; C) the DRAM also interfaces with GG to provide temporary storage of commands and data used to provide the additional data and the display data that the DRAM temporarily holds includes the additional display data; and D) each of the CPU and the GG also issues respective requests for access to the DRAM, the latter request being identified as a bit-BLT request; and E) the SEQC arbitrates access to the DRAM among the CPU, the GG, and the display FIFOs.
 11. A method as defined in claim 9 wherein: A) the SEQC arbitrates access to the DRAM according to a three-tiered priority B) an upper-tier request can interrupt any existing access to the DRAM granted in response to any middle-tier or lower-tier request but not an existing access to the DRAM granted in response to an upper-tier request; C) a middle-tier request cannot interrupt any upper-tier access and can interrupt only DRAM accesses granted in response to a middle-tier request with a lower rank and those granted in response to a lower-tier request; and D) a lower-tier request cannot interrupt any other access to the DRAM and is placed in a respective queue for access to the DRAM.
 12. A method as defined in claim 9 wherein the system includes one or more of a mouse image generator, a DRAM refesh clock, and a frame refresh half-frame buffer for the display device; each of the mouse image generator, DRAM refresh clock, and frame refresh half-frame buffer issuing respective individual requests (the first two of which are identified as MOUSE, and REFRESH DRAM) for access to the DRAM, the frame refresh half-frame buffer issuing both a FRAMEHI refresh request and a FRAMELO refresh request respectively having a high priority and a low priority.
 13. A method as defined in claim 12 wherein the multi-tiered priority includes FIFOLO, FRAMELO, and bit-BLT requests in the lower tier in rank of priority within the lower tier.
 14. A method as defined in claim 12 wherein the multi-tiered priority includes MOUSE, FIFOHI, FRAMEHI, REFRESH DRAM, and CPU requests in the tier above the lower tier in rank of priority within the tier above the lower tier.
 15. A method as defined in claim 9 wherein the SEQC includes: A) a priority logic unit arbitrating access to the DRAM among the display FIFOs according to the multi-tiered priority; B) means for variably positioning both a FIFOLO and FIFOHI pointer on the display FIFOs according to a variable mode of operation of the display devices and a rate of possible writing of data to the display FIFOs from the DRAM; C) means for counting every Nth level of data written to each said display FIFO from the DRAM and responsively providing an Nth-count signal associated with that display FIFO, where N represents a selected integer multiple of levels of data; and D) interrogation means for the display FIFOs, the interrogation means interrogating the display FIFOs and upon one said Nth-count signal clearing any pending FIFOLO and FIFOHI request associated therewith if the data level in that display FIFO is above the respective pointer.
 16. A method as defined in claim 15 wherein the VDC includes an address generator generating addresses used in writing data from the DRAM to the display FIFOs, and the means for counting every Nth level of data written to the display FIFOs from the DRAM including a level counter monitoring the generated addresses and providing the Nth-count signals upon N levels of addresses being generated for use in writing data to the display FIFOs.
 17. A video display controller (VDC) that interfaces a dynamic access memory (DRAM) to a central processing unit (CPU) that provides display data to a plurality of display devices, the VDC comprising: i) a plurality of display first-in-first-out (FIFO) memories, each display FIFO: a) being associated with a different one of the display devices; b) interfacing with the DRAM for receiving and temporarily holding display data to be imminently presented on the display device; c) being of certain capacity and continuously providing the data to its associated display device while receiving data from the DRAM only intermittently; and d) issuing a low-priority (FIFOLO) or high-priority (FIFOHI) request for access to the DRAM dependent respectively on whether a data level in the display FIFO is below a FIFOLO pointer or is below a FIFOHI pointer; and ii) a sequencer and controller unit (SEQC) arbitrating access to the DRAM among the display FIFOs according to a multi-tiered priority in which the FIFOs' low-priority requests are ranked within a lower tier and the FIFOs' high-priority requests are ranked within a tier above the lower tier in an order opposite the order in which those FIFOs' low-priority requests are ranked in the lower tier, lower-tier requests not being enabled to interrupt any existing DRAM access, and requests in a tier above the lower tier being enabled to interrupt an existing DRAM access granted by the SEQC in response to a lower-tier request. 